Wednesday, August 26, 2009

Interview - VLSI Verilog Part 1

1) Design a RAM using Verilog.

2 comments:

ZEBROS said...

LEARN VLSI AND EMBEDDED SYSTEMS COURSE IN 1,00,000 MINS @ ZEBROS , CHENNAI

LOGON : www.zebrosindia.com

FINAL YEAR PROJECTS, IEEE 2010 PROJECTS, NS2 PROJECTS, IMAGE ROCESSING PROJECTS, VLSI PROJECTS, EMBEDDED PROJECTS, BIO MEDICAL PROJECTS

nago said...

Hi there, awesome site. I thought the topics you posted on were very interesting. I tried to add your RSS to my feed reader

and it a few. take a look at it, hopefully I can add you and follow.





Projects in VLSI site